#!/usr/bin/env python3
#
# Copyright 2018 Ettus Research, a National Instruments Company
#
# SPDX-License-Identifier: GPL-3.0-or-later
#
"""
Container for the list of image package targets, and the information about them
"""
PACKAGE_MAPPING = {
    "e310_sg1": {
        "type": "e3xx",
        "package_name": "e3xx_e310_sg1_fpga_default-g{}.zip",
        "files": ['usrp_e310_sg1_fpga.bit',
                  'usrp_e310_sg1_fpga.bit.md5',
                  'usrp_e310_sg1_fpga.dts',
                  'usrp_e310_sg1_fpga.dts.md5',
                  'usrp_e310_sg1_fpga.rpt',
                  'usrp_e310_sg1_idle_fpga.bit',
                  'usrp_e310_sg1_idle_fpga.bit.md5',
                  'usrp_e310_sg1_idle_fpga.dts',
                  'usrp_e310_sg1_idle_fpga.dts.md5',
                  'usrp_e310_sg1_idle_fpga.rpt']
    },
    "e310_sg3": {
        "type": "e3xx",
        "package_name": "e3xx_e310_sg3_fpga_default-g{}.zip",
        "files": ['usrp_e310_sg3_fpga.bit',
                  'usrp_e310_sg3_fpga.bit.md5',
                  'usrp_e310_sg3_fpga.dts',
                  'usrp_e310_sg3_fpga.dts.md5',
                  'usrp_e310_sg3_fpga.rpt',
                  'usrp_e310_sg3_idle_fpga.bit',
                  'usrp_e310_sg3_idle_fpga.bit.md5',
                  'usrp_e310_sg3_idle_fpga.dts',
                  'usrp_e310_sg3_idle_fpga.dts.md5',
                  'usrp_e310_sg3_idle_fpga.rpt']
    },
    "e320": {
        "type": "e3xx",
        "package_name": "e3xx_e320_fpga_default-g{}.zip",
        "files": ['usrp_e320_fpga_1G.bit',
                  'usrp_e320_fpga_1G.bit.md5',
                  'usrp_e320_fpga_1G.dts',
                  'usrp_e320_fpga_1G.dts.md5',
                  'usrp_e320_fpga_1G.rpt',
                  'usrp_e320_fpga_XG.bit',
                  'usrp_e320_fpga_XG.bit.md5',
                  'usrp_e320_fpga_XG.dts',
                  'usrp_e320_fpga_XG.dts.md5',
                  'usrp_e320_fpga_XG.rpt',
                  'usrp_e320_fpga_AA.bit',
                  'usrp_e320_fpga_AA.bit.md5',
                  'usrp_e320_fpga_AA.dts',
                  'usrp_e320_fpga_AA.dts.md5',
                  'usrp_e320_fpga_AA.rpt']
    },
    "x300": {
        "type": "x3xx",
        "package_name": "x3xx_x300_fpga_default-g{}.zip",
        "files": ["usrp_x300_fpga_HG.lvbitx",
                  "usrp_x300_fpga_XG.lvbitx",
                  "usrp_x300_fpga_HG.bit",
                  "usrp_x300_fpga_HG.rpt",
                  "usrp_x300_fpga_XG.bit",
                  "usrp_x300_fpga_XG.rpt"]
    },
    "x310": {
        "type": "x3xx",
        "package_name": "x3xx_x310_fpga_default-g{}.zip",
        "files": ["usrp_x310_fpga_HG.lvbitx",
                  "usrp_x310_fpga_XG.lvbitx",
                  "usrp_x310_fpga_HG.bit",
                  "usrp_x310_fpga_HG.rpt",
                  "usrp_x310_fpga_XG.bit",
                  "usrp_x310_fpga_XG.rpt"]
    },
    "x410": {
        "type": "x4xx",
        "package_name": "x4xx_x410_fpga_default-g{}.zip",
        "files": ["usrp_x410_fpga_X4_200.bit",
                  "usrp_x410_fpga_X4_200.bit.md5",
                  "usrp_x410_fpga_X4_200.dts",
                  "usrp_x410_fpga_X4_200.dts.md5",
                  "usrp_x410_fpga_X4_200.rpt",
                  "usrp_x410_fpga_UC_200.bit",
                  "usrp_x410_fpga_UC_200.bit.md5",
                  "usrp_x410_fpga_UC_200.dts",
                  "usrp_x410_fpga_UC_200.dts.md5",
                  "usrp_x410_fpga_UC_200.rpt",
                  "usrp_x410_fpga_CG_400.bit",
                  "usrp_x410_fpga_CG_400.bit.md5",
                  "usrp_x410_fpga_CG_400.dts",
                  "usrp_x410_fpga_CG_400.dts.md5",
                  "usrp_x410_fpga_CG_400.rpt",
                 ]
    },
    "x440": {
        "type": "x4xx",
        "package_name": "x4xx_x440_fpga_default-g{}.zip",
        "files": ["usrp_x440_fpga_CG_400.bit",
                  "usrp_x440_fpga_CG_400.bit.md5",
                  "usrp_x440_fpga_CG_400.dts",
                  "usrp_x440_fpga_CG_400.dts.md5",
                  "usrp_x440_fpga_CG_400.rpt",
                  "usrp_x440_fpga_X4_400.bit",
                  "usrp_x440_fpga_X4_400.bit.md5",
                  "usrp_x440_fpga_X4_400.dts",
                  "usrp_x440_fpga_X4_400.dts.md5",
                  "usrp_x440_fpga_X4_400.rpt",
                  "usrp_x440_fpga_X4_200.bit",
                  "usrp_x440_fpga_X4_200.bit.md5",
                  "usrp_x440_fpga_X4_200.dts",
                  "usrp_x440_fpga_X4_200.dts.md5",
                  "usrp_x440_fpga_X4_200.rpt",
                  "usrp_x440_fpga_CG_1600.bit",
                  "usrp_x440_fpga_CG_1600.bit.md5",
                  "usrp_x440_fpga_CG_1600.dts",
                  "usrp_x440_fpga_CG_1600.dts.md5",
                  "usrp_x440_fpga_CG_1600.rpt",
                  "usrp_x440_fpga_X4_1600.bit",
                  "usrp_x440_fpga_X4_1600.bit.md5",
                  "usrp_x440_fpga_X4_1600.dts",
                  "usrp_x440_fpga_X4_1600.dts.md5",
                  "usrp_x440_fpga_X4_1600.rpt",
                 ]
    },
    "x410_cpld": {
        "type": "x4xx",
        "package_name": "x4xx_x410_cpld_default-g{}.zip",
        "files": ["usrp_x410_cpld_10m04.rpd",
                  "usrp_x410_cpld_10m04.rpd.md5",
                  "usrp_x410_cpld_10m04.svf",
                  "usrp_x410_cpld_10m04.svf.md5",
                  "usrp_x410_cpld_10m08.rpd",
                  "usrp_x410_cpld_10m08.rpd.md5",
                  "usrp_x410_cpld_10m08.svf",
                  "usrp_x410_cpld_10m08.svf.md5"]
    },
    "x440_cpld": {
        "type": "x4xx",
        "package_name": "x4xx_x440_cpld_default-g{}.zip",
        "files": ["usrp_x440_cpld_10m04.rpd",
                  "usrp_x440_cpld_10m04.rpd.md5",
                  "usrp_x440_cpld_10m04.svf",
                  "usrp_x440_cpld_10m04.svf.md5",
                  "usrp_x440_cpld_10m08.rpd",
                  "usrp_x440_cpld_10m08.rpd.md5",
                  "usrp_x440_cpld_10m08.svf",
                  "usrp_x440_cpld_10m08.svf.md5"]
    },
    "zbx_cpld": {
        "type": "x4xx",
        "package_name": "x4xx_zbx_cpld_default-g{}.zip",
        "files": ["usrp_zbx_cpld_10m04.rpd",
                  "usrp_zbx_cpld_10m04.rpd.md5",
                  "usrp_zbx_cpld_10m04.svf",
                  "usrp_zbx_cpld_10m04.svf.md5",
                  "usrp_zbx_cpld_xo3lf.svf",
                  "usrp_zbx_cpld_xo3lf.svf.md5"]
    },
    "n310": {
        "type": "n3xx",
        "package_name": "n3xx_n310_fpga_default-g{}.zip",
        "files": ['usrp_n310_fpga_HG.bit',
                  'usrp_n310_fpga_HG.bit.md5',
                  'usrp_n310_fpga_HG.dts',
                  'usrp_n310_fpga_HG.dts.md5',
                  'usrp_n310_fpga_HG.rpt',
                  'usrp_n310_fpga_XG.bit',
                  'usrp_n310_fpga_XG.bit.md5',
                  'usrp_n310_fpga_XG.dts',
                  'usrp_n310_fpga_XG.dts.md5',
                  'usrp_n310_fpga_XG.rpt',
                  'usrp_n310_fpga_WX.bit',
                  'usrp_n310_fpga_WX.bit.md5',
                  'usrp_n310_fpga_WX.dts',
                  'usrp_n310_fpga_WX.dts.md5',
                  'usrp_n310_fpga_WX.rpt',
                  'usrp_n310_fpga_AA.bit',
                  'usrp_n310_fpga_AA.bit.md5',
                  'usrp_n310_fpga_AA.dts',
                  'usrp_n310_fpga_AA.dts.md5',
                  'usrp_n310_fpga_AA.rpt'],
    },
    "n300": {
        "type": "n3xx",
        "package_name": "n3xx_n300_fpga_default-g{}.zip",
        "files": ['usrp_n300_fpga_HG.bit',
                  'usrp_n300_fpga_HG.bit.md5',
                  'usrp_n300_fpga_HG.dts',
                  'usrp_n300_fpga_HG.dts.md5',
                  'usrp_n300_fpga_HG.rpt',
                  'usrp_n300_fpga_XG.bit',
                  'usrp_n300_fpga_XG.bit.md5',
                  'usrp_n300_fpga_XG.dts',
                  'usrp_n300_fpga_XG.dts.md5',
                  'usrp_n300_fpga_XG.rpt',
                  'usrp_n300_fpga_WX.bit',
                  'usrp_n300_fpga_WX.bit.md5',
                  'usrp_n300_fpga_WX.dts',
                  'usrp_n300_fpga_WX.dts.md5',
                  'usrp_n300_fpga_WX.rpt',
                  'usrp_n300_fpga_AA.bit',
                  'usrp_n300_fpga_AA.bit.md5',
                  'usrp_n300_fpga_AA.dts',
                  'usrp_n300_fpga_AA.dts.md5',
                  'usrp_n300_fpga_AA.rpt'],
    },
    "n320": {
        "type": "n3xx",
        "package_name": "n3xx_n320_fpga_default-g{}.zip",
        "files": ['usrp_n320_fpga_HG.bit',
                  'usrp_n320_fpga_HG.bit.md5',
                  'usrp_n320_fpga_HG.dts',
                  'usrp_n320_fpga_HG.dts.md5',
                  'usrp_n320_fpga_HG.rpt',
                  'usrp_n320_fpga_XG.bit',
                  'usrp_n320_fpga_XG.bit.md5',
                  'usrp_n320_fpga_XG.dts',
                  'usrp_n320_fpga_XG.dts.md5',
                  'usrp_n320_fpga_XG.rpt',
                  'usrp_n320_fpga_XQ.bit',
                  'usrp_n320_fpga_XQ.bit.md5',
                  'usrp_n320_fpga_XQ.dts',
                  'usrp_n320_fpga_XQ.dts.md5',
                  'usrp_n320_fpga_XQ.rpt',
                  'usrp_n320_fpga_WX.bit',
                  'usrp_n320_fpga_WX.bit.md5',
                  'usrp_n320_fpga_WX.dts',
                  'usrp_n320_fpga_WX.dts.md5',
                  'usrp_n320_fpga_WX.rpt',
                  'usrp_n320_fpga_AQ.bit',
                  'usrp_n320_fpga_AQ.bit.md5',
                  'usrp_n320_fpga_AQ.dts',
                  'usrp_n320_fpga_AQ.dts.md5',
                  'usrp_n320_fpga_AQ.rpt',
                  'usrp_n320_fpga_AA.bit',
                  'usrp_n320_fpga_AA.bit.md5',
                  'usrp_n320_fpga_AA.dts',
                  'usrp_n320_fpga_AA.dts.md5',
                  'usrp_n320_fpga_AA.rpt',],
    },
    "n320_cpld": {
        "type": "n3xx",
        "package_name": "n3xx_n320_cpld_default-g{}.zip",
        "files": ['usrp_n320_rh_cpld.svf']
    },
    "n310_cpld": {
        "type": "n3xx",
        "package_name": "n3xx_n310_cpld_default-g{}.zip",
        "files": ['usrp_n310_mg_cpld.svf']
    },
    'n200': {
        'type': 'usrp2',
        'package_name': 'usrp2_n200_fpga_default-g{}.zip',
        'files': ["usrp_n200_r2_fpga.bin",
                  "usrp_n200_r3_fpga.bin",
                  "usrp_n200_r4_fpga.bin",
                  "bit/usrp_n200_r3_fpga.bit",
                  "bit/usrp_n200_r4_fpga.bit"],
    },
    'n210': {
        'type': 'usrp2',
        'package_name': 'usrp2_n210_fpga_default-g{}.zip',
        'files': ["usrp_n210_r2_fpga.bin",
                  "usrp_n210_r3_fpga.bin",
                  "usrp_n210_r4_fpga.bin",
                  "bit/usrp_n210_r3_fpga.bit",
                  "bit/usrp_n210_r4_fpga.bit"],
    },
    'n200_fw': {
        'type': 'usrp2',
        'package_name': 'usrp2_n200_fw_default-g{}.zip',
        'files': ["usrp_n200_fw.bin"],
    },
    'n210_fw': {
        'type': 'usrp2',
        'package_name': 'usrp2_n210_fw_default-g{}.zip',
        'files': ["usrp_n210_fw.bin"],
    },
    'usrp2': {
        'type': 'usrp2',
        'package_name': 'usrp2_usrp2_fpga_default-g{}.zip',
        'files': ["usrp2_fpga.bin"],
    },
    'usrp2_fw': {
        'type': 'usrp2',
        'package_name': 'usrp2_usrp2_fw_default-g{}.zip',
        'files': ["usrp2_fw.bin"],
    },
    'b200': {
        'type': 'b2xx',
        'package_name': 'b2xx_b200_fpga_default-g{}.zip',
        'files': ["usrp_b200_fpga.bin",
                  "usrp_b200_fpga.rpt",],
    },
    'b200mini': {
        'type': 'b2xx',
        'package_name': 'b2xx_b200mini_fpga_default-g{}.zip',
        'files': ["usrp_b200mini_fpga.bin",
                  "usrp_b200mini_fpga.rpt",],
    },
    'b205mini': {
        'type': 'b2xx',
        'package_name': 'b2xx_b205mini_fpga_default-g{}.zip',
        'files': ["usrp_b205mini_fpga.bin",
                  "usrp_b205mini_fpga.rpt",],
    },
    'b210': {
        'type': 'b2xx',
        'package_name': 'b2xx_b210_fpga_default-g{}.zip',
        'files': ["usrp_b210_fpga.bin",
                  "usrp_b210_fpga.rpt",],
    },
    'b2xx_fw': {
        'type': 'b2xx',
        'package_name': 'b2xx_common_fw_default-g{}.zip',
        'files': ["usrp_b200_fw.hex",
                  "usrp_b200_bl.img"],
    },
    'b100': {
        'type': 'usrp1',
        'package_name': 'usrp1_b100_fpga_default-g{}.zip',
        'files': ["usrp_b100_fpga_2rx.bin",
                  "usrp_b100_fpga.bin"],
    },
    'b100_fw': {
        'type': 'usrp1',
        'package_name': 'usrp1_b100_fw_default-g{}.zip',
        'files': ["usrp_b100_fw.ihx"],
    },
    'usrp1': {
        'type': 'usrp1',
        'package_name': 'usrp1_usrp1_fpga_default-g{}.zip',
        'files': ["usrp1_fpga_4rx.rbf",
                  "usrp1_fpga.rbf",
                  "usrp1_fw.ihx"],
    },
    'octoclock': {
        'type': 'octoclock',
        'package_name': 'octoclock_octoclock_fw_default-g{}.zip',
        'files': ["octoclock_bootloader.hex",
                  "octoclock_r4_fw.hex"],
    },
    'winusb_drv': {
        'type': 'usb',
        'package_name': 'usb_common_windrv_default-g{}.zip',
        'files': ["winusb_driver/",
                  "winusb_driver/erllc_uhd_b205mini.inf",
                  "winusb_driver/erllc_uhd_b100.inf",
                  "winusb_driver/erllc_uhd_b200_reinit.inf",
                  "winusb_driver/erllc_uhd_b200mini.inf",
                  "winusb_driver/erllc_uhd_b200.inf",
                  "winusb_driver/amd64/",
                  "winusb_driver/amd64/WdfCoInstaller01009.dll",
                  "winusb_driver/amd64/winusbcoinstaller2.dll",
                  "winusb_driver/x86/",
                  "winusb_driver/x86/WdfCoInstaller01009.dll",
                  "winusb_driver/x86/winusbcoinstaller2.dll",
                  "winusb_driver/erllc_uhd_usrp1.inf",
                  "winusb_driver/erllc_uhd_makecat.cdf",
                  "winusb_driver/erllc_uhd.cat"],
    },
}
